Abstract: Settling behavior of the binary-weighted switched-capacitor digital-to-analog converter output is analyzed and a design method for fast settling is presented. A calibration circuit that effectively reduces settling time beyond the process limit is also proposed and verified with various simulations.
Introduction
Binary-weighted switched-capacitor (SC) digital-to-analog converters (DAC) [1] are widely used in wideband applications. It is also a key building block of the successive approximation register (SAR) analog-to-digital converter (ADC) [2, 3, 4] , which has recently gained popularity in high-speed applications. In those applications, settling time of the SCDAC often limits the operation speed or signal bandwidth. It is well known that SCDAC settling is determined by the RC time constant (τ ) associated with switch on-resistance (R ON ) and capacitance, thus it can be minimized by either reducing R ON , or capacitance. However, capacitor size is mainly determined by either matching requirements or thermal noise. Therefore, increasing the transistor size to reduce R ON has been considered the only option for fast settling. How-ever, as the transistor size increases, parasitic capacitance of the transistor also gets bigger and increases the total capacitance and τ . Thus, the minimum τ for a given process is almost fixed and there seems to be no other options to further reduce settling time. In this letter, settling behavior of a binary-weighted SCDAC is carefully analyzed and a calibration circuit that can reduce settling time beyond the process limit is proposed and verified with simulations.
2 Analysis and optimization of binary-weighted SCDAC Fig. 1 (a) shows the simplified schematic of a binary-weighted SCDAC. DAC capacitors are switched to one of the reference voltages (V REF and GN D) based on the digital input. For simplicity, the single-ended version is analyzed here, but the analysis can be applied to the fully-differential case. The equivalent circuit when the most significant bit (MSB) capacitor switches from GN D to V REF is shown in Fig. 1 (b) . C MSB and R MSB are the MSB capacitance and R ON of the MSB switch, respectively. The rest of the capacitors and switches from the second MSB to the least significant bit (LSB) are merged into C EQ and R EQ . C EQ is the total capacitance, which equals C MSB , and R EQ is the parallel combination of R ON from the second MSB to LSB switches. The settling behavior of the MSB capacitor during switching is analyzed here because the MSB largely determines the DAC operation speed. However, LSB switching can also be modeled and analyzed similarly. It is assumed that DAC capacitors have been fully discharged and connected to GN D, since initial charge of DAC capacitors won't affect settling behavior. At time t=0, the MSB capacitor is switched to V REF and the s-domain equivalent circuit can be drawn as Fig. 1 (b) . Current flowing through the capacitor and the output of DAC, V DAC , can be easily found as follows
By taking inverse Laplace transform, the time-domain DAC output, V DAC (t) becomes
, where τ is the time constant, and its value is equal to (
, is the final value of V DAC to be settled to and the second term, which exponentially decays with τ , is the error term. As expected, with a small τ , the error quickly goes to zero and V DAC settles to V REF /2. Notice that there is one more design parameter that determines the initial value of the error, which is R EQ /(R MSB + R EQ ). If R MSB = R EQ , regardless of τ , the initial value of the error equals zero and one can obtain instantaneous settling. This observation can also be explained Fig . 2 shows the behavioural simulation results of SCDAC settling with mismatches between R MSB and R EQ . The sum of R MSB and R EQ was fixed to a reasonable value for 10-bit settling and the mismatches varied from 0.1% to 10%. As clearly shown in the simulation, settling time increases as the mismatch grows. Table I summarizes 10-bit level settling time with R MSB and R EQ mismatches. Based on the analysis, matching the initial and final values of V DAC is critical for fast settling. This can be achieved by scaling down the switch R ON by half as the size of the series DAC capacitor doubles, that is, the following condition should be met for a binary-weighted SCDAC.
However, DAC switches are implemented with both PMOS and NMOS transistors and R ON matching between them cannot be guaranteed with process, voltage, and temperature (PVT) variations. The suggested design practice for fast settling is that, for a given time constant which might be determined by switch size and process, one needs to match R MSB and R EQ as much as possible. 
Proposed circuit
In a standard CMOS process, the PMOS transistor sits in an N-well where the well potential can be independently controlled. By exploiting the fact that PMOS channel resistance changes with well potential [4] through the bodyeffect, the well potential can be adjusted to match the channel resistance of PMOS and NMOS transistors. It should be mentioned that the PMOS transistor in the calibration circuit always operates in linear region, whereas the PMOS transistors in the DAC go through transition in operation from saturation to linear when turned on. Since the mismatch grows while the transistor is working in saturation, the transistor should be going into the linear operation region as quickly as possible by pulling up the source terminal close to V REF . In order to minimize the transition time, the transistor size has been increased until the parasitic capacitance limits V DAC settling.
Note also that the op-amp only needs to supply a DC bias for the N-well, thus bandwidth requirements of the op-amp can be very relaxed and a simple differential pair, which has a DC gain of 34 ∼ 54 dB and draws only 20 ∼ 30 μA from a 1.8 V supply, was used as an op-amp in the simulation. The op-amp output swing should maintain within 0.6 V from the 1.8 V supply in order to keep a strong reversed-bias between the N-well and substrate, which would otherwise increase the leakage current. This allows up to approximately 10% R ON mismatch correction. The series resistors(R) connected to M1 and M2 are added to put M1 and M2 into the deep triode region just like the switch transistors in the DAC during normal operation. This reduces the systematic mismatch of R ON between M1(M2) and DAC switches and improves matching of PMOS and NMOS channel resistance. The ratio of R to R ON should be chosen with care because there is a tradeoff between the systematic mismatch and the op-amp DC gain. If the ratio is low, the systematic mismatch grows. On the other hand, if the ratio is high, the opamp gain should be increased to amplify a small error voltage at the opamp input. In this design, R was chosen to be approximately 10 times higher than R ON of M1(M2) using simulations. 
Simulation results
The spice simulation results are shown in Fig. 4 and summarized in Table II . The circuits were designed with a 0.18 μm CMOS process and process variations are accounted for by running Monte-Carlo simulations. Supply and temperature were swept from 1.6 to 2.0 V and −30 • C to 110 • C, respectively. The worst case 3σ mismatch without the calibration circuit between R MSB and R EQ was about 8.23%. By using the calibration circuit, 8.23% mismatch reduces down to 1.19% as the op-amp gain increases from 34 dB to 54 dB. As a result, the required settling time also improves by 51.6%. Further improvement can be achieved by using a high gain op-amp, but this may increase the power consumption and die area. 
Conclusion
Settling behaviour of the binary-weighted SCDAC has been analysed and an optimization technique of DAC settling has been proposed. A calibration circuit that can reduce settling time beyond the process limit by improving R ON matching between PMOS and NMOS switch transistors was also presented and verified with simulations.
